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A simple and highly reproducible single electron transistor (SET) has been fabricated using gated
silicon nanowires. The structure is a metal-oxide-semiconductor field-effect transistor made on
silicon-on-insulator thin films. The channel of the transistor is the Coulomb island at low tempera-
ture. Two silicon nitride spacers deposited on each side of the gate create a modulation of doping
along the nanowire that creates tunnel barriers. Such barriers are fixed and controlled, like in metal-
lic SETs. The period of the Coulomb oscillations is set by the gate capacitance of the transistor and
therefore controlled by lithography. The source and drain capacitances have also been characterized.
This design could be used to build more complex SET devices.
The first and most common Coulomb blockade device
is the Single Electron Transistor (SET) made with metal-
lic leads and island, and tunnel oxide barriers1,2. It is
used as sensitive electrometers3 or electron pumps al-
lowing to control the transfer of electrons one by one4,5.
Since then very important efforts have been devoted to
fabricate silicon SETs, mostly to integrate SETs together
with regular transistors for building logic circuits6,7, and
more recently for quantum logic experiments with sin-
gle charge or spin in silicon quantum dots8,9. An impor-
tant challenge is to increase the temperature of operation
from the typical sub-kelvin range of original devices up
to much higher temperatures. The required size of the
island is of the order of the nm, and therefore out of con-
trol of current fabrication processes. Researchers took
advantage of natural disorder to create such extremely
small islands, mostly with constrictions in disordered thin
films10,11,12,13,14. More recently15 undulated thin films
have been used, as well as pattern-dependent oxidation16.
We followed another approach based on etched silicon
nanowires without constrictions, as pionnered by Tilke et
al.
17 and more recently Namatsu et al.18, and also Kim
et al.
19 and Fujiwara et al.20. In the two first cases the
formation of a Coulomb island in a nanowire underneath
a very large gate was studied. In the two others two
gates were defined above a nanowire, each of them acting
as a tunable barrier for entering/exiting the single elec-
tron box delimited by these gates. Although this scheme
allowed logic operations to be performed at 300K15,16,
it remains a complex architecture since up to 4 gates
are needed for proper operation. Our SET is much sim-
pler since it requires a single gate to define the quantum
dot, while the barriers are fixed, like in metallic SETs.
Periodic Coulomb blockade is observed, with a period
solely determined by the surface area of a single gate. It
is therefore controlled by lithography, not by disorder.
With current state of the art electron beam lithography
the limit in operating temperature is of the order of 10K.
The schematics of our device is essentially similar to the
original metallic SETs, the tunnel oxide barriers being re-
FIG. 1: (a) Schematics of our transistor (cross section along
the drain-source axis) with the gate (G), source (S) and drain
(D). (b) Transmission electron microscope image of a device,
corresponding to (a). (c) Electrostatic equivalent circuit. The
tunnel barriers under the spacers replace the tunnel oxide
junctions (boxes) of metallic SETs, and the transistor gate
replaces the usual electrostatic capacitor. (d) Top view of
the device showing the nanowire that is heavily doped except
under the spacers (grey areas: tunnel barriers) and under the
gate (black area: Coulomb island).
placed by low-doped regions under spacers producing a
doping modulation along the wire, while the electrostatic
gate capacitor is replaced by the MOS gate of the tran-
sistor (see Fig. 1). We first used single electron charging
effects in silicon nanocristals embedded within a gate ox-
ide stack to fabricate few-electron memories21. Interest-
ingly the use of doping modulation along a nanowire has
already been used in grown devices22, where the control
of dopants is easier than ion implantation in very thin
films.
The design is a silicon on insulator (SOI) thin film tran-
sistor fabricated on a 200mm CMOS platform. First a
SOI film is thinned down to approximately 17 nm, then
200nm long nanowires are defined by e-beam lithogra-
phy and wet etching (see Fig. 1). The width is as small
as 30nm for the presented devices. A first low doping
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FIG. 2: Linear drain-source conductance versus gate voltage in a W=40nm, L=30 nm device with tox=10nm, at various
temperatures. Very small drain-source voltages are necessary at low temperature to stay in the linear regime: Vds is 500µV at
300K, 100µV at 110K and 4.2K and 80µV at 1K. Inset: zoom on periodic Coulomb oscillations in linear scale.
of the whole nanowire and access is performed at this
stage. A SiO2/Poly-Si gate stack is then defined perpen-
dicularly to the wire, with a length as small as 30 nm.
Doping modulation is achieved by using the gate as a
mask for subsequent ion implantation. In previous de-
signs we only used this gate and doped the nanowire
moderatly. In a second one we added 50 nm long sili-
con nitride spacers on both side of the gate and heavily
doped all the uncovered regions. This scheme gives much
more regular oscillations and lower background charge
noise and is the one presented here. The high doping of
the uncovered wire creates low resistance contacts, and
the MOSFET gate allows to accumulate electrons in the
channel created under the gate. In between these regions
(i.e. under the spacers) are the low doped ’access region’
acting as tunnel barriers on both sides of the channel
(see Fig. 1c). We already observed Coulomb blockade
in non-overlapped MOSFETs23. The Id−Vg characteris-
tics are shown in Fig. 2 at various temperature. The FET
characteristics at 300K is replaced at lower temperature
by very periodic and perfectly reproducible oscillations,
with a contrast increasing as the temperature decreases
(see Fig. 3). The period ∆Vg = e/Cg is an extremely sen-
sitive, in-situ measurement of the gate capacitance: ca-
pacitances smaller than 10 aF are easily measured, with
very small signals. We checked that the Coulomb is-
land is the channel of the FET transistor by comparing
the measured period with the calculated MOS gate ca-
pacitance. The results are shown in the inset of Fig. 3
for samples with various geometries and three gate oxide
thicknesses: tox=4, 10 and 24 nm. As expected the mea-
sured period scales with the surface area of the channel
and the gate oxide. We believe the observed dispersion is
mostly due to approximations in the simple calculation
we used for a capacitor with metallic electrodes. More
accurate estimations should include one semiconducting
electrode, but nevertheless estimating the spatial extent
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FIG. 3: Period of the oscillations in gate voltage ∆Vg in a
device with W=30 nm, L=40 nm and tox=10nm, measured
down to T=100mK with a drain-source voltage of 30µV . The
gate capacitance is independent on gate voltage. 115 peaks
are recorded in the gate voltage range 107 to 1293mV, yield-
ing a mean spacing 〈∆Vg〉=10.2mV and Cg=15.7 aF. Inset:
calculated period ∆Vg = e/Cg from the geometry of 26 de-
vices (with different widths, lengths and gate oxide thickness)
compared to measurements. The good agreement shows that
the period is set by the MOS gate capacitance.
of the quantum dot below the spacers remains a chal-
lenge.
Although it is well known theoretically and demon-
strated experimentally24 that Coulomb blockade occurs
with resistive access, it is difficult in this case to predict
the source and drain capacitances (Cs and Cd), and hence
the charging energy. Here the barriers do not rely on 1D
constrictions or impurities, instead the wire is low doped,
on the insulating side of the metal-insulator transition at
0K, providing enough resistance for confinement. We cal-
culated the doping profile and potential along the wire
at 300K (see Fig. 4). The doping drops abruptly below
the spacers and gate, inducing a flattop potential barrier
3FIG. 4: Top: Coulomb diamonds in a device with W=60nm,
L=40 nm and tox=24nm. The slopes allow to determine the
source and drain capacitances Cs ≈42 aF and Cd ≈32 aF. Bot-
tom: numerical simulations of the doping (left) and potential
(right) along the wire, 1 nm deep below the Si/SiO2 interface,
for a 40 nm gate. The undoped regions below spacers and
gate create a flattop potential that is lowered in its center by
the gate voltage, creating a well isolated by two barriers.
at zero gate voltage. Increasing this voltage creates a
well that pushes back down the potential in the center
of the low doped region. This potential well is responsi-
ble for single electron effects at low temperature. If the
resistance of this region is below a threshold value (typi-
cally h/e2 ≈ 26 kΩ), confinement does not occur. For this
reason periodic Coulomb oscillations are not observed in
very wide devices. On the other extreme very high access
resistances result in vanishingly low current. The opti-
mum range for our SET device is when the resistance is
typically of the order of 100kΩ at large gate voltage (see
Fig. 2). Beyond the resistance we have characterized the
source and drain capacitances by measurements in the
non-linear regime. We observed very stable Coulomb di-
amond features, as shown in the upper panel of Fig. 4.
The slope of the rhombuses is a direct measurement of
Cs and Cd as we already know the gate capacitance. For
the data shown in Fig. 4 we found Cg ≈ 13.6 aF from
the peak spacing and Cs ≈ 42 aF and Cd ≈ 32 aF from
the Coulomb diamonds slopes. A major issue and a lim-
itation in SET devices comes from switching background
charges inducing a large 1/f noise and changing the phase
of the Coulomb oscillations. We observe very low noise in
our devices: once at cryogenic temperatures the phase of
the oscillations is stable within measurement uncertain-
ties, as long as large gate voltage sweeps (larger than 1
volt) are not performed. The few anomalies we observe
are attributed to charge traps with sufficiently fast dy-
namics to not increase the noise within the bandwith of
our measurement25.
In conclusion, we have shown that a precise control
of doping along etched silicon nanowires allows to make
a very simple, reliable and predictable single-gate SET.
The period is entirely set by the transistor gate capac-
itance, i.e. by lithography. Furthermore we have char-
acterized the source and drain capacitances arising from
the low doped regions under gate spacers. We believe
this basic device will be useful to realize more complex
circuits fully compatible with CMOS technology.
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